module MDR (
        input [31:0] D,
        input  clk,
        output reg [31:0] Q
    );

    //TODO: state control;
    always @(posedge clk)
            Q <= D;
endmodule

